

Layout documentation:


Top Layer (Scale 2:1)




GND (Scale 2:1)



Bottom Layer (Scale 2:1)



View from Top side (Scale 1:1)



ETH zürich		Project: uSD Card Module	
Drawing number: Rev: PA Date: 1/27/2025	Format: A3	Laboratory: IIS Drawn by: MAYERPH	Sheet: FMC_8X512Mbits_HyperRam_Layout.PCB Page: 1 of 1
File: D:\Arya\Git_Repos\fmc_peripheral_boards\08_FMC_HyperRam_8X512Mbits\FMC_8X512Mbits_HyperRam_Layout.PCBDwf			